Abstract-We have measured the low-frequency 1/f noise of Si 0.55 Ge 0.45 pMOSFETs with a Si capping layer and SiO 2 /HfO 2 /TiN gate stack as a function of frequency, gate voltage, and temperature (100-440 K). The magnitude of the excess drain voltage noise power spectral density (S vd ) is unaffected by negative-bias-temperature stress (NBTS) for temperatures below ∼250 K, but increases significantly at higher temperatures. The noise is described well by the Dutta-Horn model before and after NBTS. The noise at higher measuring temperatures is attributed primarily to oxygen-vacancy and hydrogen-related defects in the SiO 2 and HfO 2 layers. At lower measuring temperatures, the noise also appears to be affected strongly by hydrogen-dopant interactions in the SiGe layer of the device.
wafer surface, in pMOSFETs due to: (a) enhanced hole mobility, (b) full CMOS compatibility, and (c) the high interface quality obtained by using a Si capping layer for surface passivation [1] [2] [3] . These devices incorporate high-permittivity (high-K) gate dielectrics [4] , [5] , which typically exhibit higher defect densities [6] , [7] and increased low-frequency (1/f ) noise [8] [9] [10] than CMOS transistors with SiO 2 gate dielectrics.
Low-frequency 1/f noise measurements can provide insight into the density and energy distributions of defects in gate dielectrics in a wide range of applications [9] [10] [11] [12] [13] [14] [15] . It has been demonstrated that the 1/f noise of pMOS devices with SiO 2 , oxynitride, and/or high-K dielectric layers increases with negative-bias-temperature stress [15] [16] [17] [18] [19] [20] [21] . To date, most of these noise measurements have been performed at room temperature, which limits the information that can be obtained about defect densities and energies to a narrow range of energy levels.
Dutta and Horn [22] demonstrated that, if the noise is the result of thermally activated processes involving two energy levels separated by an energy barrier of E o that the system must overcome for the system to move from one configurational state to another [22] [23] [24] , the frequency exponent shows a temperature dependence described by:
Here
S V is the excess voltage-noise power spectral density after the thermal noise is subtracted, and τ o is the characteristic time of the process leading to the noise [11] , [22] [23] [24] . For noise that is successfully described by Eq. (1), one can infer the shape of the defect-energy distribution D(E o ) over a wide range of energies from noise measurements as a function of temperature T via:
where the defect energy barrier is related to the temperature and frequency of the noise measurements through: The value of this approach is shown clearly in Fig. 1 . Here we show low-frequency 1/f noise measurements as a function of temperature (100-440 K) for devices with or without NBTS for Si 0.55 Ge 0.45 pMOSFETs with a Si capping layer and SiO 2 /HfO 2 /TiN gate stack. Clearly, the lower-temperature noise is relatively unchanged by NBTS, but the highertemperature noise is changed significantly. In this paper, we describe the devices, experimental test conditions, and analysis of a series of experiments that were performed to obtain insight into the underlying defects responsible for the device degradation and increased low-frequency noise in these devices. The results suggest a significant role for hydrogen-related defects in the near-interfacial SiO 2 /HfO 2 dielectric layers, and provide insight into the densities and energy levels of these defects.
II. EXPERIMENTAL DETAILS
The Si 0.55 Ge 0.45 pMOSFETs were fabricated on an n-type Si wafer with a 4.0 nm Si 0.55 Ge 0.45 layer deposited onto a 2.0 nm Si buffer at imec, Belgium. A Si capping layer was used to improve the surface quality of the device [2] , [3] , [20] ; a ∼2 nm HfO 2 layer and TiN metal gate were deposited. A cross sectional scanning transmission electron microscope (STEM) image of the resulting SiGe pMOSFET with HfO 2 /SiO 2 gate dielectric is shown in Fig. 2. Fig. 3 provides Fig. 2 . STEM image of the structural composition of the SiGe-on-Si MOS structure. Fig. 3 . HAADF image (left) and EELS line scan (right) of the structural composition of the SiGe MOS structure. The lack of interfacial misfit dislocations shows that the crystal lattices in the channel and capping layer have not expanded due to the Ge, but are instead strained. The EELS shows diffusion of O into the Si cap layer, indicating the SiO 2 layer is likely oxygen deficient. (After Duan et al. [6] .) an atomistic picture of the Si-capped SiGe MOS structure through high angle annular dark field (HAADF) imaging and electron energy loss spectroscopy (EELS) [6] . The HAADF image shown in Fig. 3(left) is obtained using an aberrationcorrected STEM operating at 200 kV, and clearly shows both the amorphous SiO 2 layer and the unconsumed, crystalline Si capping layer (both ∼1 nm). No crystal lattice dislocations from the Si substrate through the Si capping layer are observed, indicating that the Ge alloyed layer thickness (∼4 nm) has not exceeded the critical relaxation thickness and that the SiGe channel is strained [25] . For the chemical composition of the device, EELS can be used to calculate the relative concentration of different elements [26] . By performing a line-scan along the device interface pictured in Fig. 3 (left), a compositional profile can be formed, Fig. 3 (right) , and compared to the HAADF image. All the main layers of the device can be observed from both the HAADF image and the EELS compositional profile. Due to the diffusion of O in to the Si capping layer, which can be seen in Fig. 3 (right) , the HfO 2 /SiO 2 region is likely oxygen deficient, and contains a higher concentration of O vacancies. For the EELS quantification in these devices, the signal from the tail Hf M-edge (1662 eV) makes consistent and reliable background subtraction difficult for the Si K-edge (1839 eV). In Fig. 3 (right) , in the area of peak Hf intensity, the Si concentration goes to an unphysical result. Hence, the values of the relative concentration are skewed near the HfO 2 /SiO 2 boundary.
Packaged Si 0.55 Ge 0.45 devices were stressed at electric fields (E ox ) of approximately −11.1 MV/cm in the SiO 2 (−2 V on the gate) for fixed duration of 10 min at temperatures from 100 K to 440 K in a vacuum cryostat with an automatic temperature controller. I D -V G curves were measured before and 5 min after stress to allow the commonly observed recovery of the fast component of negative-biastemperature instability (NBTI) on pMOS devices with high-K gate dielectrics [27] [28] [29] to occur, so NBTI degradation remains almost constant during I D -V G and 1/f noise measurements. Device DC characterization was performed in vacuum with a HP 4156B Semiconductor Parameter Analyzer. During I D -V G measurement, the source-drain voltage V DS was −50 mV, while the gate voltage was swept from 0.5 V to −1 V at the stress temperature. Low frequency 1/f noise measurements were performed in the linear mode of device operation using the setup in Fig. 4 [30] . The stressing and measurement sequence shown in Fig. 1 (b) was employed to evaluate the response of devices to in situ NBTS after an initial control run that used the same heating and measurement sequence, but with no NBTS applied.
III. EXPERIMENTAL RESULTS AND ANALYSIS

A. Temperature Dependence of 1/f Noise Without Stress
Drain voltage noise power spectral densities (V 2 /Hz) for a SiGe pMOSFET with a gate width W = 1 µm and gate length L = 0.47 µm were measured from 100 K to 440 K in steps of 10 K. During the noise measurement, the transistor was biased in the linear mode of device operation at each temperature with constant V D = −50 mV and V GS -V th = −0.6 V. Fig. 5 shows noise spectra at selected temperatures. The background noise is measured at 0 V drain bias as a function of gate bias, and subtracted, to obtain the excess noise S vd . The inset of Fig. 5 shows the threshold voltage of an unstressed device as a function of temperature. The threshold voltage was measured from the I D -V G curve at each temperature to ensure that V GS -V th was held constant for all noise measurements, to ensure a constant surface potential. We fit excess S vd curves similar to those in Fig. 5 for f = 5 Hz to 40 Hz to extract the frequency exponent α (Eqs. (2)), as well as the value of ∂ log S vd /∂ log f (Eq. (1)). For these devices and measurement conditions, S vd was of the "generic" 1/f α type. The extracted frequency exponent α varies between 0.7 and 1.1 for the devices of 2)) and predicted values obtained from Eq. (1) over the entire temperature region. For these calculations, the attempt time τ 0 was estimated to be 1.8×10 −15 s, consistent with previous studies of MOS devices [11] , [31] , [32] . This confirms the applicability of the Dutta-Horn model of 1/f noise to these devices, and demonstrates that the noise is due to a random thermally activated process having a broad distribution of energies [11] , [22] [23] [24] . This and other studies of the temperature dependence of the noise in other MOS devices essentially rule out simple tunneling models, in which the rate-limiting steps in the 1/f noise are primarily due to charge carriers tunneling into and out of traps in the oxide [11] , [24] , [33] , [34] . The agreement between experimental data and the Dutta-Horn model allows us to estimate defect energy distributions D(E o ) via Eq. (3), as we will discuss in Section IV. Fig. 7 shows excess noise spectra S vd at different temperatures on the same device used in Fig. 5 , but now after NBTS. The noise measurement conditions were similar to those of Fig. 5 , except the device was stressed at a constant gate bias of −2 V for approximately 10 minutes between successive noise measurements as the device was heated from 100 K to 440 K. A comparison of Figs. 5 and 7 shows that the threshold voltage of the device measured at the stress temperature was modified by NBTS at higher temperatures (insets), and the noise magnitude also significantly increases at higher temperatures. Fig. 1 above presents the comparative results of the noise measurements of Figs. 5 and 7, showing similar levels of noise at lower temperatures in stressed and unstressed devices, but significantly higher levels of noise for stressed devices at elevated temperatures. At ∼ 430 K, for example, the noise of the stressed device is ∼ 3× larger than that of the unstressed device. Because the noise of the unstressed device varies only weakly with temperature from ∼ 260 K to ∼ 430 K, we conclude that the increased noise in the stressed device results primarily from defects that are created by the NBTS. (Fig. 7) , relative to the values for unstressed devices (Fig. 5) . The solid curves are guides to the eye through the measured data.
B. Temperature Dependence of 1/f Noise With -2 V Stress
threshold voltage with NBTS, V th , increases monotonically with increasing temperature, indicating an increase in the number of donor-like traps [6] , [16] [17] [18] [19] [20] [21] , [35] [36] [37] [38] . The change in excess drain voltage noise power spectral density shift with NBTS, S vd , also tends to generally increase with temperature after NBTS. However, in contrast to the changes in V th , the changes in S vd are not strictly monotonic. There are two possible reasons for this non-monotonicity in S vd . The first is that, at least over a relatively small temperature range, at least some defects that lead to a significant amount of noise that are created at lower temperatures may anneal out thermally as the device is heated [11] , [12] , [17] [18] [19] . The second possibility is that defects are being created by NBTS that have a much more sharply peaked defect energy distribution than the defects introduced by device processing [11] , [12] , [30] , [32] . Each of these is quite plausible, as it is quite likely that both the defect density and energy distribution are changing as the device is subjected to NBTS [17] [18] [19] , [36] [37] [38] [39] , consistent with what happens when a device is exposed to ionizing radiation and then is annealed at elevated temperature [11] , [12] , [31] , [32] , [39] [40] [41] [42] [43] .
We now apply the Dutta-Horn model to estimate the defect-energy distributions D(E o ) via Eq. (3). In Fig. 9 , we plot S vd f /T (proportional to D(E o )) at f = 10 Hz as a function of temperature from 100 K to 440 K (bottom x-axis) and energy E o via Eq. (3) from 0.26 eV to 1.13 eV (top x-axis). Before stress, the fresh device shows a large peak at low temperatures, and four smaller peaks in the defect-energy distribution at ∼ 230 K (0.6 eV), ∼ 260 K (0.65 eV), ∼ 370 K (0.95 eV) and ∼ 430 K (1.1 eV). The uncertainty in the inferred E o at each peak is ∼ 0.025 eV due to the 10 K temperature increment. The stressed device shows all of these peaks and a new peak at ∼ 300 K (0.75 eV). The magnitudes of the peaks at ∼ 300 K, ∼ 370 K, and ∼ 430 K increase significantly with NBTS, while the lower energy peaks are affected less. The values of E o at higher energies (in the range 0.5-1.2 eV) inferred from the temperature dependence of the low-frequency 1/f noise of the stressed devices in Fig. 9 are quite consistent with the activation energies of individual defects in other devices with similar near-interfacial gate dielectric layers measured by other techniques, e.g., time dependent defect spectroscopy (TDDS) [37] , [38] .
Finally, in Fig. 10 , we show a second device that was first heated with NBTS (black squares), then immediately cooled without NBTS (red circles), and finally heated again without NBTS (blue triangles). These results show that a significant fraction of the defects created by NBTS are stable, and lead to a higher noise level at lower temperatures after NBTS than before. Threshold voltage shifts induced by NBTS were also stable in these devices. So, while some defect annealing may occur during the noise sequence at the higher temperatures, the stable defects that are created by the process will significantly affect the long-term device performance and reliability.
IV. DISCUSSION A significant number of experimental and theoretical studies have identified oxygen vacancy-related defects in SiO 2 as a dominant defect responsible for the low frequency 1/f noise of MOS transistors [11] , [12] , [17] [18] [19] , [39] [40] [41] [42] . First-principles calculations based on density functional theory [43] have been used to identify oxygen vacancies in amorphous SiO 2 networks [31] , [44] . At least two kinds of oxygen vacancies in amorphous SiO 2 are known to be important to this process. The first has a dimer configuration and is frequently identified with the E δ -center [11] , [31] , [44] [45] [46] [47] [48] . The second is the E γ -center which has a dimer configuration in the neutral state and puckers in its positively charged state with significant lattice relaxation [17] , [31] , [44] [45] [46] [47] [48] [49] [50] [51] .
For SiO 2 , approximately 90% of oxygen vacancy defects exhibit little structural relaxation upon hole capture, meaning that those defects still maintain the dimer configuration in the positively charged and neutral states [44] [45] [46] [47] [48] . Dimer O vacancies are not stable hole traps, except perhaps in irradiated devices at temperatures well below 300 K, and thus should not contribute to the relatively stable threshold voltage shifts observed at higher temperatures. But they are likely to contribute to the fast component of NBTI [11] , [17] [18] [19] , [21] , [37] , [49] .
E γ -centers in SiO 2 have energy levels that are deeper in the band gap than E δ -centers, and on the basis of a significant amount of work on MOS devices subjected to ionizing radiation and/or bias-temperature stress, are strong candidates for the observed noise [11] , [12] , [17] [18] [19] , [35] [36] [37] [38] [39] [40] . Complexes incorporating oxygen and hydrogen (e.g., the hydrogen bridge, which is a hydrogen atom at a dimer O vacancy in SiO 2 [31] , [52] [53] [54] [55] , and the hydroxyl E center, a strained O bonded to a hydrogen atom [56] , [57] ) may also affect the higher-temperature noise, especially after NBTS. In contrast to E δ -centers, these defects are modified structurally and/or chemically via NBTS. Moreover, the hydrogen-related defects increase in density as a result of NBTS [52] [53] [54] [55] [56] [57] [58] [59] . Consistent with the above interpretation, we note that the regions throughout the interfacial layer SiO 2 and at the SiO 2 /HfO 2 interface are rich in oxygen vacancies, as shown in Fig. 3 . Moreover, calculations of oxygen-vacancy and/or hydrogen-related defect energy levels in HfO 2 show that a variety of different O vacancy and interstitial centers in HfO 2 also likely contribute to the observed noise before and after NBTS [11] , [60] [61] [62] [63] [64] . The absence of the large peak at low temperatures in Fig. 9 in previous studies of the temperature dependence of the low-frequency noise of MOS transistors with SiO 2 gate dielectrics [11] , [31] , [32] , [65] suggests that at least some of the low-energy peak in Fig. 9 may be associated with defects in the HfO 2 layer. However, we also note that the effective binding energy of atomic hydrogen at dopants in the SiGe layer drops to ∼ 0.2 eV to ∼ 0.3 eV under negative bias [66] , suggesting that the capture and release of hydrogen by dopants in the SiGe channel layer may also contribute to the low-temperature noise peak in these devices. This process would occur on much faster time scales than can be sensed by low-frequency noise measurements at higher temperatures, where the noise appears to be dominated by the exchange of charge between the channel and the dielectric layers.
V. CONCLUSION
We have measured the temperature dependence of the low-frequency 1/f noise of SiGe pMOSFETs with SiO 2 /HfO 2 gate dielectrics with and without exposure to negative biastemperature stress (NBTS). Information about defects contributing to NBTI is obtained for effective defect energy levels from ∼ 0.2 eV to ∼ 1.1 eV. At temperatures below ∼ 270 K (energies below ∼ 0.65 eV), the defects responsible for the low-frequency noise in these devices are not significantly affected by NBTS. At higher temperature and energies, threshold voltage shifts due to NBTI are observed, as is a corresponding increase in noise. Noise at the lowest temperatures (< 200 K) may result primarily from defects in the HfO 2 layer and/or hydrogen-dopant interactions in the SiGe layer. Noise at intermediate temperatures (200 K to 270 K) evidently results from O vacancy-related defects in SiO 2 . Noise at higher temperatures appears to result from a combination of hydrogenand O-vacancy-related defects in the SiO 2 and/or HfO 2 layers. Noise levels in these particular devices at temperatures below ∼ 270 K are not affected significantly by NBTS, but both levels at higher temperatures are affected quite significantly by NBTS. These results illustrate that both low-frequency noise and NBTI-related degradation in MOS transistors are affected strongly by several different types of defects that are distributed broadly in energy. Significant information about defect densities and effective energy distributions can be obtained via low-frequency noise measurements.
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